

AMENDMENT
February 21, 2006

YOR920030479US1
Serial No. 10/717,737

AMENDMENTS TO THE CLAIMS

This listing of claims will replace all prior versions, and listings, of claims in the application:

Listing of Claims:

1. (canceled)
2. (previously presented) A FET as in claim 48, wherein said fin is a semiconductor fin selected from a group of materials consisting of silicon, germanium and silicon-germanium.
3. (original) A FET as in claim 2, wherein said fin is a silicon fin.
4. (canceled)
5. (currently amended) A FET as in claim 48, wherein said back bias gate dielectric is thicker than said device gate dielectric.
6. (currently amended) A FET as in claim 48, wherein each of said back bias gate dielectric and said device gate dielectric is selected from a group of materials consisting of an oxide, an oxynitride and a high K dielectric.
7. (currently amended) A FET as in claim 48, wherein said device gate and said back bias gate are a conductive material selected from a group of materials consisting of a metal, doped silicon, doped germanium, doped silicon germanium and a metal silicide.
8. (original) A FET as in claim 3, wherein said dielectric surface is an oxide layer.

AMENDMENT
February 21, 2006

YOR920030479US1
Serial No. 10/717,737

9. (original) A FET as in claim 8, wherein said oxide layer is a buried oxide layer.
10. (original) A FET as in claim 8, wherein said oxide layer is disposed on a nitride layer.
11. (original) A FET as in claim 3, further comprising a dielectric pillar above said silicon fin.
12. (original) A FET as in claim 11, wherein said dielectric pillar is a nitride pillar.
13. (original) A FET as in claim 12, wherein said nitride pillar forms a cap between said device gate and said back bias gate.
- 14 – 15 (canceled)
16. (currently amended) An IC as in claim 49, wherein each of said back bias gate dielectric and said device gate dielectric is selected from a group of materials consisting of an oxide, an oxynitride and a high K dielectric.
17. (canceled)
18. (previously presented) An IC as in claim 49, wherein said gate and said back bias gate are a conductive material selected from a group of materials consisting of a metal, doped silicon, doped germanium, doped silicon germanium and a metal silicide.
19. (previously presented) An IC as in claim 49, wherein said dielectric surface is an oxide layer.
20. (original) An IC as in claim 19, wherein said oxide layer is a buried oxide layer.

AMENDMENT
February 21, 2006

YOR920030479US1
Serial No. 10/717,737

21. (original) An IC as in claim 19, wherein said oxide layer is disposed on a nitride layer.

22. (previously presented) An IC as in claim 49, each said FET further comprising a dielectric pillar above said semiconductor fin.

23. (original) An IC as in claim 22, wherein said dielectric pillar is a nitride pillar.

24. (original) An IC as in claim 23, wherein said nitride pillar forms a cap between said device gate and said back bias gate.

25. (original) An IC as in claim 22, wherein said semiconductor is silicon.

26 – 47 (canceled)

48. currently amended) A field effect transistor (FET) comprising:
a fin formed on a dielectric surface;
a device gate along one side of said fin;
a back bias gate along an opposite side of said fin;
a device gate dielectric along one first side between said device gate and said fin;
and
a back bias gate dielectric along said opposite side between said back bias gate and said fin, wherein said back bias gate dielectric differs from said device gate dielectric in material, wherein one of said device gate dielectric and said back bias gate dielectric are a layered dielectric comprising at least 2 dielectric material layers.

AMENDMENT
February 21, 2006

YOR920030479US1
Serial No. 10/717,737

49. (currently amended) An integrated circuit (IC) on a semiconductor on insulator (SOD) chip, said IC including a plurality of field effect transistors (FETs) disposed on an insulating layer, each of said FETs comprising:

- a semiconductor fin formed on an insulating layer;
- a device gate dielectric along a first side of said semiconductor fin;
- a device gate along said device gate dielectric;
- a back bias gate dielectric along an opposite side of said semiconductor fin; and
- a back bias gate along said back bias gate dielectric, wherein said back bias gate dielectric is five times (5X) thicker than said device gate dielectric.

50. (currently amended) An integrated circuit (IC) on a semiconductor on insulator (SOD) chip, said IC including a plurality of field effect transistors (FETs) disposed on an insulating layer, each of said FETs comprising:

- a semiconductor fin formed on an insulating layer;
- device gate dielectric along a first side of said semiconductor fin;
- a device gate along said device gate dielectric;
- back bias gate dielectric along an opposite side of said semiconductor fin;
- a back bias gate along said back bias gate dielectric, wherein said back bias gate dielectric differs from said device gate dielectric in [[of]] material, wherein one of said device gate dielectric and said back bias gate dielectric are a layered dielectric comprising at least 2 dielectric material layers.

51. (currently amended) An IC as in claim 50, wherein said device gate and said back bias gate are a conductive material selected from a group of materials consisting of a metal, doped silicon, doped germanium, doped silicon germanium and a metal silicide.

52. (previously presented) An IC as in claim 50, wherein said dielectric surface is an oxide layer.

AMENDMENT
February 21, 2006

YOR920030479US1
Serial No. 10/717,737

- 53. (previously presented) An IC as in claim 52, wherein said oxide layer is a buried oxide layer.
- 54. (previously presented) An IC as in claim 52, wherein said oxide layer is disposed on a nitride layer.
- 55. (previously presented) An IC as in claim 50, each said FET further comprising a dielectric pillar above said semiconductor fin.
- 56. (previously presented) An IC as in claim 55, wherein said dielectric pillar is a nitride pillar.
- 57. (previously presented) An IC as in claim 56, wherein said nitride pillar forms a cap between said device gate and said back bias gate.
- 58. (previously presented) An IC as in claim 55, wherein said semiconductor is silicon.